Texas Instruments 74LS Counter Shift Registers are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Texas Instruments . 74LS, 74LS Datasheet, 74LS 8-bit Serial Shift Register Datasheet, buy 74LS Texas Instruments 74LS Logic – Shift Registers parts available at DigiKey.
|Published (Last):||7 February 2017|
|PDF File Size:||14.88 Mb|
|ePub File Size:||16.98 Mb|
|Price:||Free* [*Free Regsitration Required]|
74LS Datasheet(PDF) – Fairchild Semiconductor
After gate-level simulation, the design can be exported to Cadence to finish the rest of the design flow as described in the Design Flow section. Since this is a very simple circuit, there is no expected output included in the test vector generation program.
The gate-level simulation test bench compares the expected responses with actual responses from the circuit and outputs error messages if they do not match.
The functional test vectors are generated with a simple C program lstv.
74ls1665, for a more complicated circuit, the expected outputs should be generated and used for functional simulation. All source files are included so that the reader can download the files and try to setup the test on his or her own. The implementation is very simple and a novice VHDL designer should be able to understand.
The C program prints a set of test vectors to stdout which can be redirected to a text file. Both test benches use a similar approach which imports the stimulus test vectors in a file and the simulation results are written to an output file. The output file from the Test Fixturing Software can be used to make the jumper connections on the test head and to connect the timing and pattern pods from the VXI mainframe to the test head.
For the 74LS, the Perl script topcf. Each line of the file consists of one vector of stimulus data that the VHDL test bench reads.
74LS – 8-Bit Shift Register Para In/Ser Out
The test bench uses a clock to output the stimulus data in a periodic manner. For this example, the gate-level simulation output file is to be used for the physical test. To perform functional and gate-level simulations, the VHDL test benches lstb. This can be done with a C program or with a Perl script.
In general, physical testing takes 74ls16 less time than simulation in Synopsys so a more exhaustive set of test vectors can be used for the physical test. The gate-level simulation uses the output file from the functional simulation as input file.
These setup files are 7ls165 from those of the CMC tutorials as a generic technology has been used for the example.
To perform functional simulation, synthesis, and gate-level simulation with these files, the following Synopsys setup files should be used: The expected outputs are actually generated by the functional simulation. Since the CMC digital tutorial contains a step by step procedure of 47ls165 to use the Test Fixturing Software, a description will not be given here.
74LS165 – 8-Bit Shift Register Para In/Ser Out
Synopsys is used to synthesize the VHDL code to a gate-level circuit using the Synopsys’ Class library as the target library. To be able to use 74ls1665 test vectors for physical testing, the test vector file needs to be converted to HP PCF format. This file contains not only the stimulus, but also the expected responses.
The rest of this section describes the steps on Figure 5 for the 74LS